Design and Analysis of Multiplier Using Approximate 15-4 Compressor
نویسندگان
چکیده
منابع مشابه
Design and Implementation of 8x8 Multiplier using 4-2 Compressor and 5-2 Compressor
Received Apr 24, 2016 Revised Aug 3, 2016 Accepted Aug 18, 2016 In this paper, a 8x8 multiplier is realized by using 4-2 and 5-2 compressors. Low-power high speed 4-2 compressors and 5-2 compressors are extensively utilized for numerical realizations. Both the compressors circuits that is the 4-2 compressor circuit and 5-2 compressor circuit internally consist of the logic gates i.e. the XOR an...
متن کاملDesign and Implementation of Compressor Controller using Optimized VSD algorithm
Considering the high consumption of the air compressors, a control system of screw compressor is designed and implemented to deal with energy saving and localization of mentioned compressor. In this paper the variable speed drive (VSD) control algorithm based on proportional-integral-derivative (PID) controller is optimized to decrease power consumption and more stable motor speed and outlet pr...
متن کاملDesign and Analysis of Low Power Multipliers and 4:2 Compressor Using Adiabatic Logic
For high speed applications, a huge number of adders or compressors are to be used in multiplications to perform the partial product addition. In this paper a new approach of reducing power for a given system is developed that is adiabatic logic. The Array multiplier, Vedic 4x4 multiplier and 8x8 multiplier are designed using energy recovery logic in the inverter. The number of adders is reduce...
متن کاملAn Efficient Implementation of a Reversible Single Precision Floating Point Multiplier Using 4:3 Compressor
In this paper, we propose an efficient design of a reversible single precision floating point multiplier based on compressor. The single precision floating point multiplier requires the design of an efficient 24x24 bit integer multiplier. In the proposed architecture, the 24x24 bit multiplication operation is fragmented to nine parallel reversible 8x8 bit multiplication modules. In this paper, ...
متن کاملDesign and Analysis of Faster Multiplier using Vedic Mathematics Technique
In the modern era, as the circuit density is increasing thereby, its complexity is also increasing dramatically. Therefore it effect the processing speed, arithmetic and logical operations of the processor. Hence proposed design of the 8 bits Vedic multiplier which simplify the arithmetical operations compares to conventional multiplier. Moreover, it takes the minimum access time to execute mat...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Access
سال: 2017
ISSN: 2169-3536
DOI: 10.1109/access.2016.2636128